|
|
|||||||||||||||||||||||
Variable CapacitorAbout the writer: Harvey Morehouse is a contractor/consultant with many years of experience using circuit analysis programs. His primary activities are in Reliability, Safety, Testability and Circuit Analysis. He may be reached at harvey.annie@verizon.net. Simple questions for which I know the answer are free. Complex questions, especially where I am ignorant of the answers, are costly!!! Summary: In previous articles I showed how to create a variable transformer, as well as a variable resistor. This article will show how to create a voltage-variable capacitor. Voltage variable capacitor: It would seem trivial to create a voltage-variable capacitor. One could just pass parameter variables to a capacitor's capacitance. Simple or is it? If one does this, one creates a model that will exhibit steps in voltage across the capacitor if the capacitor value is changed. This is neither desired nor correct. This occurs due the model error, as a result of misusing/misapplying the fundamental capacitor equations. The defining equation for a capacitor is:
Clearly, the capacitance is a variable, a function of the controlling voltage. The other 'v' in dv/dt refers to the voltage applied to the capacitor. To keep them separate, we designate the controlling voltage as v2(t). Solving for dv/dt,
Integrating both sides results in:
Let the value of the capacitance C(v2(t)) be Co + v2(t)*Co, where Co is the value of the capacitor with va(t) = 0. It is convenient to nominally define the control voltage limits to between zero and one volts. This would however limit the capacitance variation to 2 * Co. One could allow va(t) to vary greater than 1 volt. We can get a little more flexibility by introducing another variable, k. The defining equation for C(v2(t)) becomes:
'k' could of course be fractional. Suppose the maximum v2(t) were 5V, however, if it were desired to make the maximum capacitance be perhaps 3.5 times the zero voltage value, k would be set to a value equal to 3.5/5 or 0.7. Modeling: A model embedded in a test circuit is shown in Figure 1 following: A netlist for this circuit is:
A perhaps unfamiliar block in the model is the continuous filtering function. This block is used as a LaPlace function integrator. Its transfer function is '1/s', where 's' is the Laplace operator. The control voltage is a pulse with an amplitude of 2V, starting at 5 mS and lasting for 100 mS. A graph of the output with the values of 'Co' to be simulated as 1uFd, k =1, and 10V DC in series with a resistance of 10K applied to the 'capacitor' is shown in Figure 2.
The 'pink' trace is the 'reference' capacitor. The test circuit 'orange' trace and the reference trace coincide until about 5 mS, when the test capacitor value changes for the duration of the trace. The output trace shows no abrupt jumps, as should be the case. It is left as an exercise for the reader to create a parameterized subcircuit model for this device as well as an appropriate symbol, passing it values for Co and k. Summary: A voltage
variable capacitor model has been created. The B2 device equation may
be changed to reflect devices that operate in other manners, such as
perhaps a square law function of voltage.
|
|||||||||||||||||||||||
|
|||||||||||||||||||||||